htw saar Piktogramm
Back to Main Page

Choose Module Version:
XML-Code

flag

Computer Architecture

Module name (EN): Computer Architecture
Degree programme: Applied Informatics, Bachelor, ASPO 01.10.2017
Module code: PIB-RAR
Hours per semester week / Teaching method: 3V+1P (4 hours per week)
ECTS credits: 5
Semester: 2
Mandatory course: yes
Language of instruction:
German
Assessment:
Written exam

[updated 26.02.2018]
Applicability / Curricular relevance:
PIB-RAR Applied Informatics, Bachelor, ASPO 01.10.2017, semester 2, mandatory course
Workload:
60 class hours (= 45 clock hours) over a 15-week period.
The total student study time is 150 hours (equivalent to 5 ECTS credits).
There are therefore 105 hours available for class preparation and follow-up work and exam preparation.
Recommended prerequisites (modules):
None.
Recommended as prerequisite for:
PIB-MP Microprocessor Technology


[updated 01.02.2018]
Module coordinator:
Prof. Dr. Steffen Knapp
Lecturer:
Prof. Dr. Steffen Knapp


[updated 06.02.2020]
Learning outcomes:
After successfully completing this module, students will understand digital circuits (switching networks, switching devices) and will be able to analyze and design them. This practical course will help students acquire the necessary experience to develop and build important applications, especially in the field of computer technology.
  
Students will learn how digital computers are structured, organized and how they operate. They will be able to bring the architectural elements of a computer together, at register level, to create an example architecture. By understanding command processing, addressing techniques and concepts such as pipeline and cache, the participants will acquire the necessary knowledge to understand modern computer architectures.


[updated 26.02.2018]
Module content:
Part I:
 1. Introduction
 2. Combinational circuits
  2.1 Basics
  2.2 Normal forms
  2.3 Minimization of switching functions
  2.4 Examples
 3. Sequential circuits
  3.1 Flip flops
  3.2 Registers, shift registers
  3.3 Counters
  3.4 Examples
  
Part II:
 1. Representing numbers in the computer
 2. Von Neumann architecture
 3. Memory components
 4. Sequential control
 5. Microprogramming
 6. Instruction set architecture
 7. Interrupt handling
 8. RISC processors
 9. Pipelining
10. Cache

[updated 26.02.2018]
Recommended or required reading:
Part I:
Borgmeyer: Grundlagen der Digitaltechnik, Hanser-Verlag, 2001
Borucki: Grundlagen der Digitaltechnik, Teubner-Verlag, 2000
Beuth: Digitaltechnik, Vogel Verlag, 2003
Urbanski: Digitaltechnik, Springer Verlag, 2004
  
Part II:
W. Schiffmann, R. Schmitz: Technische Informatik 2, Springer-Verlag, Berlin, 1999
K. Wüst, Mikroprozessortechnik, Vieweg-Verlag, Braunschweig, 2003
H. Malz, Rechnerarchitektur, Vieweg-Verlag, Braunschweig, 2004
J. L. Hennessy, D. A. Patterson: Rechnerarchitektur Analyse, Entwurf, Implementierung und Bewertung, Vieweg-Verlag, Braunschweig, 2004
P. Herrmann : Rechnerarchitektur _ Aufbau Organisation und Implementierung, Vieweg-Verlag, Braunschweig, 2000

[updated 26.02.2018]
Module offered in:
SS 2021, SS 2020, SS 2019, SS 2018
[Wed Dec  8 01:03:25 CET 2021, CKEY=pr, BKEY=pi2, CID=PIB-RAR, LANGUAGE=en, DATE=08.12.2021]